General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

(NASA-CR-170194) TECHBOLOGY RESBARCH FOR N83-22197 DIGITAL FLIGHT CONTROL Status Report, 1 Oct. 1982 - 31 Mar. 1983 (University of Southern Colorado, Pueblo.) 12 p Unclas HC A02/MF A01 CSCL 01D G3/06 03401

School of Applied Science and Engineering Technology





ORIGINAL PACE TO OF POOR QUALITY



UNIVERSITY OF SOUTHERN COLORADO

2200 North Bonforte Boulevard SCHOOL OF APPLIED SCIENCE AND ENGINEERING TECHNOLOGY Pueblo, Colorado 81001

Status Report

on

NASA Cooperative Agreement # NCC 2-041
Technology Research for Digital Flight
Control and Guidance

October 1, 1982 - March 31, 1983

by

University of Southern Colorado


Pueblo, Colorado

Principal Investigator - R. A. Carestia

The University of Southern Colorado Research Engineers are involved in research investigating the use of advanced avionics systems technologies. Specifically, the objective of the research is to investigate the use of advanced digital systems for flight control and guidance for a specified missions. The research areas include advanced electronic system architectures, tests with the Global positioning system (GPS) in a helicopter, and advanced integrated systems concepts for rotorcraft. In these research areas, the research staff is concentrating its effort on: Investigating the use of advanced digital systems for flight control in a search and rescue mission; An investigation of differential Global positioning systems to provide a data base of performance information for navigation; And a study to determine the present usage and trends of microcomputers and microcomputer components in the avionics industries.

The accomplishments of the first area, the investigation of advanced digital systems for flight control, has led to the development of a special purpose simulator to be used to evaluate the effectiveness of advanced system concepts in rotorcraft. In order to produce an accurate evaluation criteria for assessing this effectiveness, a base line simulator was developed to study pilot system interaction. The research staff provided the system design and many of the special purpose interfaces were designed and built by students at the University of Southern Colorado. Figure 1 shows a block diagram of the RODAAS simulator.

Figure 1 RODAAS Simulator



The present instrument panel is typical of that in a UH-1H helicopter and will be used to obtain baseline information which will be used for comparison with advanced systems. The mathematical model for a helicopter along with a flight scenario will be implemented in the Dec LSI 11/23 minicomputer. All instrument controls are being implemented in a microcomputer. In the following months an experiment plan will be developed and tests will be conducted to determine evaluation criteria for assessing the effectiveness of the pilot-system interaction. The critical elements will be identified and studied to determine where advanced research concepts are most applicable.

The initial effort on the task in the second area of research (Global Positioning System) was to develop a bibliography of the recent GPS related work. Pertinent articles were collected and evaluated to identify for NASA all applicable previous research to insure that the research to be performed by the University of Southern Colorado research staff would not be duplicative. The next six months will be spent integrating and testing the GPS Z-set, the interface processor, and the PDP 11/34 system. Software will be written for the NASA computer to extract required information from the Z-set thru the Interface processor.

For the third task, a questionnaire was developed and sent out to avionics companies to determine the trends for use of microcomputers and microcomputer components in the avionics industry. Enclosed is a copy of the final questionnaire that was distributed. Results obtained from the response of the avionics industry to this questionnaire are now being evaluated and a statistical analysis will be performed to determine the trends of microcomputers in advanced avionics systems.

(1)	What wa	s the first microprocessor that you used?
(2)	What ye	ar did you first use microprocessors?
(3)	In 1982	, have you purchased or do you plan to purchase MPU systems?
		YESNO
	A. If	yes, will they be:
		StandardDedicatedCustom
	B. Hav	e they been or will they be:
		_All of these
	C. W11	1 they be:
•		IIL Schottky CMOS NMOS PMOS
		All of these
(4)	How will	1 you procure your MPUs? (check all that apply)
		As chips alone for in-house design (Components) As chips on boards (Sub-System) As assembled modules Complete MPU system (includes memories and power supplies)
	If asse	mbled modules, which ones do you contemplate buying?
		Processor-on-a-board Memory module, size I/O module D/A or A/D converter modules Other
(5)	Does yo	our MPU application relate to: (check all that apply)
4 414 - 2		Digital system (discretes) Electromechanical system Microcomputer control system Avionics computer system Functional display system
(6)	In what	applications do you use your microcomputer systems? (check all that
·		Ground Support Equipment Flight Management Systems Flight Test Systems Data Acquisition Systems Communications Systems Other: Navigation Guidance Control Systems Instrumentation Weapon Control Systems

	. Price	Reliability	Development systems
	Performance	Documentation	Devel. software avail.
	Second src.	Training avail.	Applic. software avail.
_	Distributor	Applications	Speed
	credibility	support	Number of family support
_	Users group/Software Device warranty	e library	devices avail.
I	s the microprocessor are	chitecture a: (check all th	mat apply)
	General purpose mici		
_	All-in-one microproc		
_	Bit slice microproce	r (Very High Speed IC)	
n-	id the microprocessor pe		
U		errorm as expected:	•
_	YesNo		
I	f not, tell why?		
	Not fast enough		and the second of the second
		• • •	
	Not fast enough Limited I/O ports		
-	Limited I/O ports Limited interrupt ca	apability	
	Limited interrupt ca Limited memory addre	apability essing capability	
	Limited I/O ports Limited interrupt continuited memory address Other	apability essing capability	
W	Limited interrupt ca Limited memory addre Other	apability essing capability essing capability ed architectures such as bit	
W	Limited interrupt control Limited memory address Other ill you be using advance	apability essing capability	
W in	Limited interrupt care Limited memory address Other ill you be using advance the future? YesNo	apability essing capability ed architectures such as bit	
Wi	Limited interrupt concentrated memory address Other ill you be using advanced the future? YesNo f yes, what general app	apability essing capability ed architectures such as bit	
Wi	Limited interrupt care Limited memory address Other ill you be using advance the future? YesNo	apability essing capability ed architectures such as bit	
W in	Limited interrupt concentrated memory address Other ill you be using advanced the future? YesNo f yes, what general app	apability essing capability ed architectures such as bit	-slice, Z8000, 68000, etc.
Wi	Limited interrupt can Limited memory address Other of the future? Yes No fyes, what general appropriation Speed Memory capabilis	apability essing capability ed architectures such as bit lication, and why? Power rati	-slice, Z8000, 68000, etc.
Wi	Limited interrupt can Limited memory address Other of the future? Yes No Speed Memory capability Bit size	apability essing capability ed architectures such as bit lication, and why? Power rati ty Performance Reliability	-slice, Z8000, 68000, etc.
Wi	Limited interrupt can Limited memory address Other Other ill you be using advanced the future? Yes No No Speed Memory capability Bit size Cost	apability essing capability ed architectures such as bit lication, and why? Power rati	-slice, Z8000, 68000, etc.
W	Limited interrupt can Limited memory address Other of the future? Yes No Speed Memory capability Bit size	apability essing capability ed architectures such as bit lication, and why? Power rati ty Performance Reliability	-slice, Z8000, 68000, etc.
With Tr	Limited interrupt can Limited memory address Other Other ill you be using advanced the future? Yes No No Speed Memory capability Bit size Cost	apability essing capability ed architectures such as bit lication, and why? Power rati ty Performance Reliability	-slice, Z8000, 68000, etc.
With Tr	Limited interrupt conclinated memory address Other ill you be using advanced the future? Yes No f yes, what general app Application Speed Memory capability Bit size Cost Other	apability essing capability ed architectures such as bit lication, and why? ty Power rati Performance Reliability I/O	-slice, Z8000, 68000, etc.
Wind In It	Limited interrupt callimited memory address Other ill you be using advanced the future? Yes No f yes, what general app Application Speed Memory capabilities ize Cost Other f no, why not? Speed Speed	apability essing capability ed architectures such as bit lication, and why? Power ration Reliability I/O Power ration Power ration Reliability Power ration Power ration Power ration Reliability	-slice, Z8000, 68000, etcngs -ec.
With Tr	Limited interrupt callimited memory addressor Other ill you be using advanced the future? Yes No f yes, what general appor Application Speed Memory capabilities is size Cost Other f no, why not? Speed Memory capabilities is size Cost Other Speed Memory capabilities is size Cost Cost Cother Cost Cost Cost Cother Cost Cost Cother Cost Cost Cother Cost Cost Cost Cost Cost Cost Cost Cost	apability essing capability ed architectures such as bit lication, and why? Power rati Performance Reliability I/O Power rati Performance Reliability	ings
Wind In It	Limited interrupt callimited memory address Other ill you be using advanced the future? Yes No f yes, what general app Application Speed Memory capabilities Cost Other f no, why not? Speed Memory capabilities Speed Memory capabilities Speed Memory capabilities Speed Memory capabilities	apability essing capability ed architectures such as bit lication, and why? Power ration Reliability I/O Power ration Performance Reliability Performance Ty Performance Power ration Performance Power ration Performance Power ration Performance Power ration Performance	ings

	Have you used or do you plan to use semiconductor memories and/or bubble ories during 1982 or 1983?						mem-						
·	Sem	i conduc	tor		Bubl	ble	<u>. </u>	Neit	her				
		ed (max apply)		access	time	in n	s) is	best s	uited 1	for you	ır sys	tem?	(check
Dynamic Dynamic Static R Static R	RAMs (1 AMs (M	Bipolar) =	_80 _80 _20 _200	120 120 35 250		200 200 45 300	250 250 55 450	300 300 70 0tl	ner	Other Other 120 _	150	
Static R RCMs (MO RCMs (Bi PROMs (M PROMs (B EPROMs (S) polar) OS) ipolar			200 100 100 25 25 25	250 150 150 80 80 200	-	300 200 200 100 100 250	450 250 250 120 120 350	0tl 350 150 150 450		450 450 <u> </u>	Othe Othe Othe Othe	r
EEPROMS PSEUDO-S Bubble ((MOS) tatics Solid-		memo r	150 200 5000	200 250 1	0000	250 300 2	350 450 0000	4000	ner 00	Other _úther 983?	(bytes)
<u>198</u>		1K or		<u>2K</u>	4K	<u>8K</u>	<u>16K</u>	<u>32K</u>	<u>64K</u>	128K	256K	<u> </u>	
Dynamic Dynamic Static R Static R Static R ROMS (MO ROMS (Bi PROMS (B PROMS (MEPROMS (BEPROMS	RAMs (MAMS (MAMS (CAMS (B)) polar) ipolar OS) MOS) (MOS) tatics	Bipolar OS) MOS) ipolar)											
<u>198</u>	13	1K or	<u>Less</u>	<u>2K</u>	<u>4K</u>	<u>8K</u>	<u>16K</u>	<u>32K</u>	<u>64K</u>	<u>128K</u>	<u>256</u> k	2	
Dynamic Dynamic Static R Static R Static R ROMS (MC ROMS (Bi PROMS (BEPROMS	RAMS (RAMS (RAMS (CAMS (BAMS (BAMS (BAMS (BAMS (BAMS (BAMS)) (MOS)) (MOS)	Bipolar OS) MOS) ipolar)	_										-

(15)	Which of the following factors do you feel are important in your memory buying decisions? (Check all that apply)
	Parts availability Ease of use Board density Price Performance Broad line support Technical support Access cycle Active power
	Reliability documentation Standby power State-of-the-art Reputation Second source Application information
	Application support Delivery Warranty Power Manufacturers credibility Soft failure
(16)	In your system, how important is EPROM to mask ROM compatibility?
	Will not use EPROM without pin compatible mask ROM Compatibility not important
(17)	Does the system incorporate any external data storage?
	Floppy diskCassettePaper tapeEEPROM
(18)	Magnetic tape Hard disk Bubble memory How many I/O ports does the microprocessor support?
	Does your MPU-based system replace a current non-MPU based system?
	YesNo
,	If yes, how many discrete ICs or other semiconductor elements have been eliminated?
	0-1010-2020-100100-2000ver 100
(20)	What discrete devices or ICs are critical or key to your MPU systems?
	Linear ICs FETs DA/ADs Other:
(21)	Will you use the system development tools that are marketed by microprocessor manufacturers?
	YesNo
	What specific system development tools do you/will you use? (check all that apply)
	MPU development system Time sharing Computational mainframe Systems evaluation tool Logic analyzer Others: Circuit emulation

	Very	Somewha	it	Not importan	it	
	If a high-leve	l language i	s important	, which do y	ou favor?	
	Basic PL/M Cobol		——р	ortran ascal da	Other:	
(23)	What is the the (please specify	roughput and y the genera	l the maximu il applicati	m power of y on of the sy	rour microcomputerstem)	er systems?
	Application 1 KIPS (thousand	s of instruc	ctions per s	ec)		
	100-500	500-10	0001	000-1500 _	1500-2000	> 2000
	Watts					
	<1	1-10	10–20	20-30	30-40	>40
	Application 2 KIPS (thousand	s of instruc	ctions per s	ec)		
e participat	Watts	and they are the	1. kg process m# #km/eres	the contract the	રુપુ લોકા કાં ભુતા હતા. જો રાજ્ય અંગિયાન જો લાકો કરા દેશ 	>2000
	<1	1-10	10-20 _	20-30	30-40	>40
-	Application 3 KIPS (thousand	s of instruc	ctions per s	ec)		
					1500-2000	>2000
•	Watts	÷	•			
	<1	1-10	10-20	20-30	30-40	> 40
(24)	Does the micro	computer sys	stem have Bu	uilt-in-Test	fault?	
	Yes	No				
	Do you use red	undancy in t	the microcom	mputer system	ns you are design	ning?
(25)						
(25)	Yes	No				
(25)		ypes of redu	undancy do y	ou use? (p1	lease specify th	e general appli-

ORIGINAL PAGE ICO

(26)	Continued
------	-----------

	Parallel Standby		Series Partial		_Series-paralle! Voting
	Other				
	Application 2				
	Parallel Standby Other		Series Partial	•	_Series-parallel _Voting
	Application 3				
	Parallel Standby Other		Series Partial		_Series-paralle1 _Voting
(27)	Are the microcomp critical?	outers used	in flight syste	ms where fail	ures are time
	Yes	_No			
(28)	In multiple micro	ocomputer s inchronousl	y in your redund	lant applicati	on?
e de montagnes de La	Sync	Async`	programme de la Santa de l La Santa de la	Contract of the second	Si neste de los la la destraca de la companya del companya de la companya de la companya del companya de la companya del la companya de la companya del la companya de la c
(29)	What signal level	threshold	is used for fai	lure detectio	n?
,	<2%	<5%	<10%	>10%	
	Thank you!				·